Add missing Sysbench pass/fail logic
This commit is contained in:
parent
cfd502245c
commit
dca6aa7154
1 changed files with 2 additions and 0 deletions
|
|
@ -562,9 +562,11 @@ def cpu_test_sysbench(state: State, test_object, test_mode=False) -> None:
|
|||
# 0 == Completed w/out issue
|
||||
# -2 == Stopped with INT signal
|
||||
# -15 == Stopped with TERM signal
|
||||
test_object.failed = True
|
||||
test_object.set_status('Failed')
|
||||
test_object.report.append(f' Failed with return code: {proc.returncode}')
|
||||
else:
|
||||
test_object.passed = True
|
||||
test_object.set_status('Passed')
|
||||
test_object.report.append(' Completed without issue.')
|
||||
state.update_progress_file()
|
||||
|
|
|
|||
Loading…
Reference in a new issue